A Low-Power High-Speed A/D Converter Design for UWB Wireless Applications
碩士 === 國立交通大學 === 電機學院碩士在職專班電子與光電組 === 95 === A 6-bit 2-GSample/s flash A/D converter with wide bandwidth and low power for ultra-wideband (UWB) application is demonstrated in CMOS technology. A low-power high-speed architecture by combining the cascade resistive averaging, interpolation, wideband s...
Main Author: | 陳世基 |
---|---|
Other Authors: | 溫瓌岸 |
Format: | Others |
Language: | en_US |
Published: |
2007
|
Online Access: | http://ndltd.ncl.edu.tw/handle/08289320683080970977 |
Similar Items
-
Low Power and High Speed FFT Design for UWB
by: Hsien-Han Chiang, et al.
Published: (2006) -
Design of high speed low voltage data converters for UWB communication systems
by: Lee, Choong Hoon
Published: (2006) -
Design of High-Speed and Low-Power Analog-to-Digital Converters
by: Chin-Yu Lin, et al.
Published: (2016) -
High Speed ADC Design for MB-OFDM UWB Application
by: Cheng-Yi Chiou, et al.
Published: (2007) -
Design of 90nm Analog-to-Digital Converters for Low-Power and High-Speed Applications
by: Chia-Wei Yu, et al.
Published: (2014)