A 5-bit 1-GSample/s Two-Stage A/D Converter with a New Flash Folded Architecture
碩士 === 國立成功大學 === 電機工程學系碩博士班 === 95 === For multi-band OFDM UWB applications, we propose a new architecture, which combines the characteristics of flash and folding structures, for low-power high-speed analog-to-digital conversion. The analog front-end of the proposed design is the same as that of a...
Main Authors: | Hung-Yu Huang, 黃宏裕 |
---|---|
Other Authors: | Soon-Jyh Chang |
Format: | Others |
Language: | en_US |
Published: |
2007
|
Online Access: | http://ndltd.ncl.edu.tw/handle/36816546608398772512 |
Similar Items
-
A 5-bit 10-GSample/s A/D Converter in 0.18-μm CMOS Technology
by: Jian-Yu Ding, et al.
Published: (2006) -
A 6-bit 1-Gsample/sec Analog-to-Digital Converter
by: Jian-Fu Wu, et al.
Published: (2004) -
A 6-bit 1GSample/s Analog-to-Digital Converter for Read Channel
by: Ying-Chih Chen, et al.
Published: (2002) -
A 10-bit 1GSample/s Current Steering Digital-to-Analog Converter
by: Ren-Li Chen, et al.
Published: (2005) -
6-bit 1-Gsample/sec Analog-to-Digital Converter with Averaging Techniques
by: Cheng-Hsiung Liao, et al.
Published: (2005)