A Cycle-Stealing Technique for Pipelined Instruction Decompression System for Embedded Microprocessors
碩士 === 國立高雄應用科技大學 === 電子與資訊工程研究所碩士班 === 95 === In this paper, we propose a high performance code compression and decompression system. At first, according to the branch instruction of ARM. We distinguish direct instructions and indirect instructions from instruction of ARM. Then we demarcate the bas...
Main Authors: | Chin-Chung Tai, 戴誌中 |
---|---|
Other Authors: | Yuan-long Jeang |
Format: | Others |
Language: | en_US |
Published: |
2007
|
Online Access: | http://ndltd.ncl.edu.tw/handle/82601726338967749751 |
Similar Items
-
A New Cycle-Stealing with Interrupt Handling Technique for Pipelined Instruction Decompression System in Embedded Microprocessors
by: Ching-Hua Chu, et al.
Published: (2008) -
Dynamic instruction set extension of microprocessors with embedded FPGAs
by: Bauer, Heiner
Published: (2017) -
Automatic verification of pipelined microprocessors
by: Bhagwati, Vishal Lalit
Published: (2006) -
Extensible microprocessor without interlocked pipeline stages (emips), the reconfigurable microprocessor
by: Pittman, Richard Neil
Published: (2007) -
VHDL implementation of pipelined DLX microprocessor
by: Anthony, Ignatius Edmond
Published: (2008)