Efficient BISR Techniques for Embedded Memories Considering Cluster Faults
碩士 === 輔仁大學 === 電子工程學系 === 95 === In today’s deep sub-micron technology era, the density and capacity of the system-on-a-chip (SOC) is increasing significantly. Moreover, embedded memories usually occupy the greatest part of the SOC. The yield of the embedded memories will dominate the SOC yield. Ba...
Main Authors: | Chun-Lin Yang, 楊鈞麟 |
---|---|
Other Authors: | Shyue-Kung Lu |
Format: | Others |
Language: | en_US |
Published: |
2007
|
Online Access: | http://ndltd.ncl.edu.tw/handle/74332779595349629517 |
Similar Items
-
A Shift-Based Segment of BISR Architecture for Embedded Memory
by: Hsiang-Wei Wu, et al.
Published: (2004) -
Integration Scheme for Retention-aware Refresh and BISR Techniques on the Stacked DRAM Architecture
by: Jian-Kai Chen, et al.
Published: (2018) -
BISR-RNAseq: an efficient and scalable RNAseq analysis workflow with interactive report generation
by: Venkat Sundar Gadepalli, et al.
Published: (2019-12-01) -
Fault Clustering Techniques for Enhancing Fabrication Yield and Reliability of Embedded Memories
by: Wen Huang, et al.
Published: (2019) -
An Enhanced SRAM BISR Design with Reduced Timing Penalty
by: Tzu-Chiang Wang, et al.
Published: (2005)