Crosstalk Estimation for Coupled RLC Interconnects by Sensitivity Computation Based on Pole-zero Analysis
碩士 === 逢甲大學 === 電子工程所 === 95 === Coupled noise between signal lines is a potential cause of failure in high-speed electronic systems. It is well accepted that on-chip interconnect plays an important role in the performance and signal integrity of deep submicrometer VLSI circuits. Being increasing of...
Main Authors: | Hou-Yi Hung, 洪厚益 |
---|---|
Other Authors: | Tsung-Chih Lin |
Format: | Others |
Language: | zh-TW |
Published: |
2007
|
Online Access: | http://ndltd.ncl.edu.tw/handle/70676955396015001480 |
Similar Items
-
RLC Crosstalk analysis and parasitic capacitance modeling on VLSI interconnections
by: Poan Tsai, et al.
Published: (2006) -
On Switch Factor Based Analysis of Coupled RLC Interconnects
by: Jia-Ming Chen, et al.
Published: (2006) -
Design of high-performance VLSI RLC interconnects
by: Awwad, Falah Rashad
Published: (2002) -
Crosstalk Analysis and Reduction for RLC-Based Clock Routings
by: Chien-Wen Kao, et al.
Published: (2005) -
Crosstalk-driven and RLC-bounded track assignment algorithms
by: Ying-Shu Lou, et al.
Published: (2005)