Application-Specific Instruction-set Processor for Memory Access Reduction
碩士 === 逢甲大學 === 資訊工程所 === 95 === Embedded system designers sometimes need to optimize some specific time consuming application programs to speed up the system. Optimizing embedded processor for specific application is studied in recently years. To re-design whole processor makes a long design time,...
Main Authors: | Ji-Ying Wu, 吳季穎 |
---|---|
Other Authors: | Yi-Wen Wang |
Format: | Others |
Language: | zh-TW |
Published: |
2007
|
Online Access: | http://ndltd.ncl.edu.tw/handle/28927896519309109410 |
Similar Items
-
Design and Implementation of a RISC processor using MIPS instruction set
by: Ji-TingWu, et al.
Published: (2019) -
Efficient Compilation for Application Specific Instruction set DSP Processors with Multi-bank Memories
by: Sohl, Joar
Published: (2015) -
Application-specific instruction set processor for speech recognition.
Published: (2005) -
Energy efficient instruction decoding in application: Specific instruction - set processors
by: Κάργας, Χρήστος
Published: (2013) -
Development of Software Tools for Application-Specific Instruction-set Processors (ASIPs)
by: Chie-Min Chao, et al.
Published: (2005)