Yield-Driven Wiring and Via Improvement with Timing Consideration
碩士 === 中華大學 === 資訊工程學系(所) === 95 === In VDSM technologies, the process variation becomes more and more serious. Due to the difficulty of lithography and manufacture in nanometer process, the concept of yield-driven design becomes more and more important for modern chip designs. For a given design, t...
Main Authors: | Bo-Yi Chiang, 江柏毅 |
---|---|
Other Authors: | Jin-Tai Yan |
Format: | Others |
Language: | zh-TW |
Published: |
2007
|
Online Access: | http://ndltd.ncl.edu.tw/handle/08246461708106363319 |
Similar Items
-
Redundant Via Insertion with Wire Shifting for Yield Improvement
by: Lee,Sheng-Hung, et al.
Published: (2010) -
Synthesis for Multiple Input Wire Replacement of a Gate for Wiring Consideration
by: Jung-Cheng Chuang, et al.
Published: (1999) -
Interference Analysis of Spatial 8-wires Wire driven platform
by: SHIN-CHANG TIEN, et al.
Published: (2005) -
On the Wire Force Adjustment and Trajectory Planning of Wire-Driven Platforms
by: Dai-Li Jheng, et al.
Published: (2006) -
On the Study of Workspace and Wire Tension Adjustment of Wire-Driven Platform
by: Ruei-An Lyu, et al.
Published: (2008)