A Sharable Cache Partitioning Algorithmfor CMP and SMT Processors
碩士 === 國立中正大學 === 資訊工程所 === 95 === Simultaneous multithreading (SMT) and chip-multiprocessor (CMP) are cur- rently two important trends in the design of processors. As two or more programs are executed in a processor, these technologies are performed good throughput in most of the cases. Recently st...
Main Authors: | Wen-Yen Huang, 黃文彥 |
---|---|
Other Authors: | none |
Format: | Others |
Language: | en_US |
Published: |
2007
|
Online Access: | http://ndltd.ncl.edu.tw/handle/73235197757044648984 |
Similar Items
-
Improving cache Behavior in CMP architectures throug cache partitioning techniques
by: Moretó Planas, Miquel
Published: (2010) -
Sleep-on-Demand Techniques for SMT Processors
by: Yen-Ru Lu, et al.
Published: (2006) -
High-Endurance Hybrid Cache Design in CMP Architecture with Cache Partitioning and Access-Aware Policy
by: Shun-MingSyu, et al.
Published: (2013) -
A 3-D Hybrid Cache Design for CMP Architecture with Access-Aware Technique and Dynamic Cache Partitioning
by: Jeng-NianChiou, et al.
Published: (2014) -
Shareable and un-sharable knowledge
by: Mark Andrejevic
Published: (2020-06-01)