A Design and Analysis of High-End RISC Architecture @ 350MHz
碩士 === 國立中正大學 === 資訊工程所 === 95 === In embedded system, the RISC processor could support several requirements. Furthermore, a well design RISC processor that will improve the quantity of effect of processes execution. However, if we want to increase the performance of RISC processor, we have to incre...
Main Authors: | Ming-Ku Chang, 張鳴谷 |
---|---|
Other Authors: | Tien-Fu Chen |
Format: | Others |
Language: | en_US |
Published: |
2007
|
Online Access: | http://ndltd.ncl.edu.tw/handle/13201242559240995662 |
Similar Items
-
Combine the Value Prediction and Data Reuse in RISC Architecture
by: Ji-Ching Chang, et al.
Published: (1999) -
Design and Evaluation of Advanced RISC Instruction Set Architecture
by: Ya-Lun Hu, et al.
Published: (2006) -
A new RISC architecture for high speed data acquisition
by: Gribble, Donald L.
Published: (2013) -
The RISC architecture and computer performance evaluation.
by: Barros, Manuel Filipe Pedrosa de
Published: (2012) -
Study on Instruction Reuse in RISC Architecture
by: Yichen Liu, et al.
Published: (1999)