Register Allocation for a Unified VLIW-based RISC/DSP Processor
碩士 === 國立中正大學 === 資訊工程所 === 95 === With the popularity of SOC, embedded processors with new technology emerged rapidly. To reduce the cost and improve performance simultaneously, all sorts of architecture have been investigated. Although architecture plays a significant role in the performance of pr...
Main Authors: | Min-Chin Hung, 洪敏進 |
---|---|
Other Authors: | Rong-Guey Chang |
Format: | Others |
Language: | en_US |
Published: |
2007
|
Online Access: | http://ndltd.ncl.edu.tw/handle/78900684982326291459 |
Similar Items
-
Compiler Optimizations for a UnifiedVLIW-based RISC/DSP Processor
by: Tsung-Hua Hsueh, et al.
Published: (2007) -
Partition-based Code Compaction for a VLIW Unified RISC/DSP Processor
by: Hong-jing Chen, et al.
Published: (2008) -
Code Generation For Unified RISC/DSP Processors
by: Chih-Jung Wei, et al.
Published: (2004) -
Global Optimizations in Compilers for VLIW DSP Processors with Distributed Register Files
by: Wu, Chung-Ju, et al.
Published: (2015) -
Enhanced Copy Propagations for Embedded VLIW DSP Processors with Irregular Register Files
by: Sheng-Yuan Chen, et al.
Published: (2006)