The Flow-Control Design of IC Wafer Fabrication to Bottleneck Area
碩士 === 東海大學 === 數學系 === 95 === This research is the continuation of a special kind of studies about the on-site flow-control technique of WIP scatteration in IC fabrication. It is different from those designs developed by the traditional production planning and managing framework. Maintaining the or...
Main Authors: | HSU FU NAN, 許富楠 |
---|---|
Other Authors: | LIU LI |
Format: | Others |
Language: | zh-TW |
Published: |
2007
|
Online Access: | http://ndltd.ncl.edu.tw/handle/36347247424415842308 |
Similar Items
-
Tactics for Bottlenecks under the On-Site Flow-Control Design in the IC Wafer Fabrication
by: Jhih-Hao, Syu, et al.
Published: (2010) -
A Wafer Start Policy By Loading Of Bottleneck Machine For Semiconductor Fabrication
by: Wu, Mei-Hui, et al.
Published: (2014) -
A Temporary Bottleneck Avoidance Order Releaseing System for Wafer Fabrication Factories
by: Chen, Kuo-Long, et al.
Published: (1997) -
Bottleneck Management Model for Wafer Manufacturing
by: Chin-Lung Lu, et al.
Published: (2001) -
Flow-control Design for WIP Scatteration in Wafer Fabrication
by: Ling-Ju Chang, et al.
Published: (2004)