A Wave Pipeline-Based Jitter Generation Technique for High-Speed Transceiver Design-for-Test Applications
碩士 === 國立臺灣大學 === 電子工程學研究所 === 94 === For modern high speed communication devices, jitter has been an important factor of the achievable data transmission quality. With the growing demand on data bandwidth, meeting the jitter specification is crucial for high speed I/O and bus standards. Typically,...
Main Authors: | Shing-Wei Chang, 張興維 |
---|---|
Other Authors: | Jiun-Lang Huang |
Format: | Others |
Language: | en_US |
Published: |
2006
|
Online Access: | http://ndltd.ncl.edu.tw/handle/89328446163110902747 |
Similar Items
-
BIST Design for Jitter Injection of High Speed Transceivers
by: Kong-Ping Li, et al.
Published: (2005) -
Built-in Jitter Measurement Circuits Designs and Applications in Serial-Link Transceivers
by: Shu-Yu Jiang, et al.
Published: (2009) -
High Speed OFDM Transceiver Design for Next Generation PON Communication
by: Chih-Hsiang Chang, et al.
Published: (2009) -
A Low Spur and Low Jitter Quadrature LO-Generator Using CML Inductive Peaking Technique for WLAN Transceiver
by: Tian Tian, et al.
Published: (2021-08-01) -
The Design Method & At-speed Test Technique for Adders, and Wire & Wireless Front-end Transceivers
by: Yu-Shun Wang, et al.
Published: (2012)