Reliable Low-latency Asynchronous Transmission Techniques for On-chip Networking Systems
碩士 === 國立臺灣大學 === 電子工程學研究所 === 94 === In future SoC designs, on-chip-communication (OCC) is a very important issue, unlike traditional on-chip bus architecture, and we adopt on-chip network architecture to solve the problems caused by on-chip bus architecture, for example: wire complexity, crosstalk...
Main Authors: | Jhao-Ji Ye, 葉兆輯 |
---|---|
Other Authors: | An-Yu Wu |
Format: | Others |
Language: | en_US |
Published: |
2006
|
Online Access: | http://ndltd.ncl.edu.tw/handle/27009343211899206534 |
Similar Items
-
Low-Latency Design for Asynchronous DMA Controller
by: Tai, Chun-Chih, et al.
Published: (2009) -
Design and implementation of low-latency networks-on-chip.
Published: (2010) -
Low Latency Network-on-Chip Router Microarchitecture Using Request Masking Technique
by: Alireza Monemi, et al.
Published: (2015-01-01) -
A Low Latency Globally-Asynchronous Locally-Synchronous Interface
by: 陳崴哲
Published: (2008) -
Design and implementation of low-latency, low-power reconfigurable on-chip networks
by: Chen, Chia-Hsin, Ph. D. Massachusetts Institute of Technology
Published: (2017)