A 5-bit 10-GSample/s A/D Converter in 0.18-μm CMOS Technology
碩士 === 國立臺灣大學 === 電子工程學研究所 === 94 === With the increasing use of digital computing and signal processing, the need of high-speed ADCs increases with time. Flash ADCs are still the architecture of choice, where maximum sampling rate and need no high resolution. For example, read-write channel of a di...
Main Authors: | Jian-Yu Ding, 丁建裕 |
---|---|
Other Authors: | Jri Lee |
Format: | Others |
Language: | en_US |
Published: |
2006
|
Online Access: | http://ndltd.ncl.edu.tw/handle/31063426262433000591 |
Similar Items
-
A 1Gsample/s 6-bit flash A/D converter with a combined chopping and averaging technique for reduced distortion in 0.18(mu)m CMOS
by: Stefanou, Nikolaos
Published: (2005) -
4-bit 2.5-GS/s Flash ADC in 0.18μm CMOS
by: Yan-Jhih Lin, et al.
Published: (2012) -
Design and Implementation of a 10-bit 250-MS/s Current Steering Digital-to-Analog Converter in 0.18μm CMOS Process
by: Liu, Yuchang, et al.
Published: (2012) -
Coarse-Fine Time-to-Digital Converter in 0.18 μm CMOS Process
by: Po-Shun Liao, et al.
Published: (2014) -
A 10-Gb/s Adaptive Equalizer in 0.18-μm CMOS Technology
by: Da-Wei Chiu, et al.
Published: (2005)