Logic Synthesis Based on Mixed CMOS/PTL Circuits
碩士 === 國立中山大學 === 資訊工程學系研究所 === 94 === Pass-transistor logic (PTL) has become an alternative design to traditional CMOS logic design due to its advantages of area/speed/power for some particular circuits such as Exclusive-OR gates. However, the standard cell library used in the logic synthesis of th...
Main Authors: | Chien-Ming Lai, 賴建明 |
---|---|
Other Authors: | Shen-Fu Hsiao |
Format: | Others |
Language: | zh-TW |
Published: |
2006
|
Online Access: | http://ndltd.ncl.edu.tw/handle/14643273676142736861 |
Similar Items
-
BDD decomposition for mixed CMOS/PTL synthesis
by: Hong-Ming Chu, et al.
Published: (2004) -
Implementation of low power array multiplier based on CMOS and PTL
by: Kai-Feng Lin, et al.
Published: (2009) -
An Efficient Hybrid CMOS/PTL (Pass-Transistor-Logic) Synthesizer and Its Applications to the Design of Arithmetic Units and 3D Graphics Processors
by: Ming-Yu Tsai, et al.
Published: (2009) -
Informacje zarządu Łódzkiego Oddziału PTL
by: Mateusz Szurek
Published: (2018-04-01) -
Generalized buffering of pass transistor logic (PTL) stages using Boolean division and don't cares
by: Garg, Rajesh
Published: (2007)