On Switch Factor Based Analysis of Coupled RLC Interconnects
碩士 === 國立東華大學 === 電機工程學系 === 94 === In recent years, the density of the components in the integrated circuit has been growing more and more. Thousands upon thousands of transistors have been put on one chip. SoC (System on a Chip) is a new trend of the VLSI design in the deep submicron technique and...
Main Authors: | Jia-Ming Chen, 陳家銘 |
---|---|
Other Authors: | Po-Hao Chang |
Format: | Others |
Language: | en_US |
Published: |
2006
|
Online Access: | http://ndltd.ncl.edu.tw/handle/75725811304590625966 |
Similar Items
-
Crosstalk Estimation for Coupled RLC Interconnects by Sensitivity Computation Based on Pole-zero Analysis
by: Hou-Yi Hung, et al.
Published: (2007) -
Design of high-performance VLSI RLC interconnects
by: Awwad, Falah Rashad
Published: (2002) -
RLC Crosstalk analysis and parasitic capacitance modeling on VLSI interconnections
by: Poan Tsai, et al.
Published: (2006) -
Performance Driven Based on Signal Repeater Insertion for RLC Interconnections
by: Chih-Ching Yan, et al.
Published: (2001) -
Modeling and design of parallel regeneration techniques for high-speed SOC RLC interconnects
by: Lammoshi, Tawfeeq
Published: (2003)