A Fully Custom Survivor Memory Unit for Viterbi Decoder with Low Power Pulsed Edge-Triggered Latches
碩士 === 國立交通大學 === 電信工程系所 === 94 === Viterbi decoders are widely used in communication systems as decoding convolutional codes which provide a superior error correction capacity while maintaining a reasonable coding complexity and computing resource. However, power dissipation has become a critical i...
Main Authors: | Wei-Li Su, 蘇韋力 |
---|---|
Other Authors: | Herming Chiueh |
Format: | Others |
Language: | en_US |
Published: |
2006
|
Online Access: | http://ndltd.ncl.edu.tw/handle/03099716141399870052 |
Similar Items
-
A Low-power Viterbi Decoder Based on Pulse Latch Survivor Memory
by: Lee, Xin-Ru, et al.
Published: (2009) -
Improved Survivor Memory Unit (SMU) Designs of Viterbi Decoder for Convolutional Coding
by: Guan-Henry Lin, et al.
Published: (2005) -
Implementation of Viterbi Decoder with Hybrid Survivor Path Memory Management
by: Yung Che-Tsai, et al.
Published: (2005) -
Double-Edge-Triggered Modified Hybrid Latch Flip-Flop
by: Lee,ChiMin, et al.
Published: (2012) -
Enhancement of Viterbi Decoder
by: Abbas, Syed Haider
Published: (2014)