Instruction Set Extension with Consideration of Pipestage Timing
碩士 === 國立交通大學 === 資訊科學與工程研究所 === 94 === Instruction set extension (ISE) is an effective way to meet the growing efficiency demands for both circuit and speed in many applications. ISE generation flow usually consists of ISE exploration and ISE selection phases. In ISE exploration, in order to achiev...
Main Author: | 黃士嘉 |
---|---|
Other Authors: | 鍾崇斌 |
Format: | Others |
Language: | en_US |
Published: |
2006
|
Online Access: | http://ndltd.ncl.edu.tw/handle/60013094350091344621 |
Similar Items
-
Instruction Set Extension for Interpolation
by: Yu-Ru Yang, et al.
Published: (2006) -
Instruction Set Extension For Deblocking Filter
by: Yo-Ray Lee, et al.
Published: (2006) -
Instruction Set Extension for Java Bytecode
by: Yi-Chieh Wang, et al.
Published: (2009) -
Instruction Set Extension Exploration on VLIW
by: Cheng-Pin Tseng, et al.
Published: (2009) -
On the Feasibility and Limitations of Just-in-Time Instruction Set Extension for FPGA-Based Reconfigurable Processors
by: Mariusz Grad, et al.
Published: (2012-01-01)