Investigations on Damascene Process for ULSI Interconnects
博士 === 國立交通大學 === 材料科學與工程系所 === 94 === In semiconductor manufacturing, as device dimensions continue shrinking into deep sub-micro regime, high packing density Cu multilevel interconnection technology has been developed due to its lower resistance and parasitic capacitance for increasing ULSI operat...
Main Authors: | Shao-Yu Chiu, 邱紹裕 |
---|---|
Other Authors: | Yi Chang |
Format: | Others |
Language: | en_US |
Published: |
2005
|
Online Access: | http://ndltd.ncl.edu.tw/handle/55011726231624919685 |
Similar Items
-
Investigation of Copper Electropolishing for Damascene Interconnects in ULSI
by: Huang Chih-Chang, et al.
Published: (2002) -
Abrasive - Free Polishing for ULSI Cu Damascene Interconnects
by: Jeng-Yu Fang, et al.
Published: (2005) -
Abrasive Free Polishing for ULSI Cu Damascene Interconnect
by: Jeng - Yu Fang, et al.
Published: (2001) -
Investigation of ULSI Damascene Key Process-Process Integration of Cu/Temperature Difference Liquid Phase Deposition SiOF/Low K MSQ
by: Yuh-Ching Su, et al.
Published: (1999) -
Framework for characterization of copper interconnect in damascene CMP processes
by: Park, Tae Hong, 1973-
Published: (2009)