Low-Power High-Speed Analog-to-Digital Converters
碩士 === 國立成功大學 === 電機工程學系碩博士班 === 94 === For multi-band OFDM UWB, we propose two low-power high-speed analog-to-digital converters (ADCs). The first design is a 5-bit 1-Gsample/s flash ADC fabricated in TSMC 0.18-mm 1P6M CMOS process. The measurement results show that the effective number of bits (EN...
Main Authors: | Yen-Ting Liu, 劉彥廷 |
---|---|
Other Authors: | Soon-Jyh Chang |
Format: | Others |
Language: | en_US |
Published: |
2006
|
Online Access: | http://ndltd.ncl.edu.tw/handle/36805976798418829033 |
Similar Items
-
High Speed Low Power Two-Stage Pipelined-SAR Analog-to-Digital Converter
by: Yen-Qun Liao, et al.
Published: (2013) -
Low-Power High-Speed Flash Analog-to-Digital Converters
by: Yu-Chang Lien, et al.
Published: (2008) -
Design of High-Speed and Low-Power Analog-to-Digital Converters
by: Chin-Yu Lin, et al.
Published: (2016) -
High Speed, Low Power Pipeline Analog-to-Digital Converter
by: Chien-Jian Tseng, et al.
Published: (2016) -
A Time-Domain Analog-to-Digital Converter with High Accuracy and Low Power
by: Yen-Hung Liu, et al.
Published: (2012)