VLSI Design of A Parallel CRC-32 with Single Error Correction
碩士 === 國立中興大學 === 電機工程學系所 === 94 === How do we want to decide corrects in data at receivers for communications and networks? In general, the cyclic redundancy check (CRC) is popular used for checksum computation. Cyclic redundancy check (CRC) is a powerful class of code, which suits especially for t...
Main Authors: | Min-Dong Li, 李民棟 |
---|---|
Other Authors: | 范志鵬 |
Format: | Others |
Language: | zh-TW |
Published: |
2006
|
Online Access: | http://ndltd.ncl.edu.tw/handle/32323052237244885214 |
Similar Items
-
CRC Codes as Error Correction Codes
by: An, Wei, et al.
Published: (2022) -
CRC-embedded Error Correction for Hybrid ARQ
by: Sun, Yu-Ting, et al.
Published: (2009) -
The Design and Implementation of CRC Based Packet Error Corrector Using Parallel Architecture
by: Ting-rong Ou, et al.
Published: (2010) -
The design of VLSI array processors for concurrent error detection
by: LIU, GI-MIN, et al.
Published: (1987) -
Table-Free Multiple Bit-Error Correction Using the CRC Syndrome
by: Vivien Boussard, et al.
Published: (2020-01-01)