Transition Fault ATPG Based on Stuck-At Fault Test Patterns
碩士 === 國立中興大學 === 資訊科學系所 === 94 ===
Main Authors: | Yan-Nan Lin, 林彥男 |
---|---|
Other Authors: | 王行健 |
Format: | Others |
Language: | zh-TW |
Published: |
2006
|
Online Access: | http://ndltd.ncl.edu.tw/handle/90324228801467909462 |
Similar Items
-
Optimizing Test Pattern Generation Using Top-Off ATPG Methodology for Stuck–AT, Transition and Small Delay Defect Faults
by: Gill, Arjun
Published: (2013) -
TENOR: an ATPG for transition faults in combinational circuits
by: Tyagi, Dhawal
Published: (2014) -
ATPG and DFT Algorithms for Delay Fault Testing
by: Liu, Xiao
Published: (2011) -
High Quality Transition and Small Delay Fault ATPG
by: Gupta, Puneet
Published: (2011) -
Diagnosis Pattern Generation to Distinguish Transition Fault and Stuck-Open Faults in CMOS Logic Circuits
by: Sheng-TzeWang, et al.
Published: (2015)