Construction of High Efficient Orthogonal Simulated Annealing and Its Application to the Floorplanning of VLSI
碩士 === 立德管理學院 === 應用資訊研究所 === 94 === Based on the conventional simulated annealing algorithm, the construction of high efficient orthogonal simulated annealing algorithm is proposed in this thesis that makes use of various perturbation mechanisms and systematizes the current solutions into a group o...
Main Authors: | Tien-Te Wang, 王天德 |
---|---|
Other Authors: | Jenn-Long Liu |
Format: | Others |
Language: | zh-TW |
Published: |
2006
|
Online Access: | http://ndltd.ncl.edu.tw/handle/80820721379433412508 |
Similar Items
-
Orthogonal Simulated Annealing for Floorplanning
by: Yi-Kuang Lin, et al.
Published: (2002) -
A Parallel Simulated Annealing for Floorplan in VLSI
by: Chang-chih Kao, et al.
Published: (2008) -
SIMULATED ANNEALING ALGORITHM FOR MODERN VLSI FLOORPLANNING PROBLEM
by: J. Jenifer, et al.
Published: (2016-04-01) -
An annealing genetic approach to VLSI floorplan design problem and other applications
by: Chen,Chung-Chen, et al.
Published: (1994) -
3D VLSI Floorplanning
by: Tai-Lung Wang, et al.
Published: (2013)