Application of Submodeling Technique to Transient Drop Impact Analysis of Board-level Stacked-Die Package
碩士 === 義守大學 === 機械與自動化工程學系碩士班 === 94 === The objective of this research is to develop a finite element model to predict the board-level dynamic drop test for polymer-based substrate 4-layer stack die packages. The most vulnerable area in BGA package has been found at solder joint when it is subjecte...
Main Authors: | Yu-Chia Hsu, 許育嘉 |
---|---|
Other Authors: | Hsiang-Chen Hsu |
Format: | Others |
Language: | zh-TW |
Published: |
2006
|
Online Access: | http://ndltd.ncl.edu.tw/handle/78723265134805768208 |
Similar Items
-
JEITA Board Level Drop Impact Analysis and Simulation for Multi-stack BGA Package
by: Lim Kum Guan, et al.
Published: (2013) -
Drop Impact Analysis of 3D Stacked Die PBGA Packaging
by: Chin-Yu Lin, et al.
Published: (2012) -
JEDEC standard board level drop test on lead-free packages
by: Chien-ming Chen, et al.
Published: (2005) -
The Study for Wafer-Level Chip-Scale Packages Subjected to JEDEC Board Level Drop Impact Test
by: Tsung-Yueh Tsai, et al.
Published: (2008) -
BPS submodels of the Skyrme model
by: C. Adam, et al.
Published: (2017-06-01)