PCI Bus Coding For Power Stability
碩士 === 逢甲大學 === 通訊工程所 === 94 === Nowadays, PCI (Peripheral Component Interconnect) bus is the key I/O bus interface of PC (personal computer) which is responsible for transferring a large amount data. Thus, power stability of PCI significantly affects the correctness of data transmission. In this th...
Main Authors: | Chin-te Chang, 張欽德 |
---|---|
Other Authors: | Shih-Yi Yuan |
Format: | Others |
Language: | zh-TW |
Published: |
2006
|
Online Access: | http://ndltd.ncl.edu.tw/handle/78877967992986633151 |
Similar Items
-
Implement of data transmission of PCI Bus with PCI IP Core:Implementation and Experience
by: Chienleng Hwang, et al.
Published: (2005) -
Instruction Socket for Two CPUs on the PCI Bus
by: Yu, Ya-Lan, et al.
Published: (2010) -
Design for verification of a PCI-X bus model
by: Moinudeen, Haja
Published: (2006) -
Implementations of Bus Functional Models for the PCI Express System
by: Chih-Neng Chung, et al.
Published: (2004) -
Interface Chip Design and Implementation for ATM Network Card and PCI Controller with Bus Master Capability
by: Xiun Wei Chang, et al.
Published: (1999)