The ESD Protection Design of Lateral DMOSFETs

The ESD Protection Design of Lateral DMOSFETs

碩士 === 大葉大學 === 電機工程學系碩士班 === 94 === In recent years, many electric systems, such as automatic electronics, power switches, power rectifiers, and display drivers, have widely used power MOSFETs . In the future, the electric industry will develop power MOSFETs into high voltage, high current, and hig...

Full description

Bibliographic Details
Main Authors:	Ming Hum Chen, 陳銘輝
Other Authors:	S.L.Chen,S.S.Chen,J.H.Chen
Format:	Others
Language:	zh-TW
Published:	2006
Online Access:	http://ndltd.ncl.edu.tw/handle/33355042408370259206

Similar Items

Topology of equivalent circuit of DMOSFET
by: HUNG-LIN CHEN, et al.
Published: (2008)

Design and Research of High Voltage P-channel Lateral DMOSFET in CMOS Technology
by: Chang, Hsiuang-Chung, et al.
Published: (1998)

SOI-based lateral DMOSFETs for high-voltage integrated circuits
by: Lim, Hong Tee
Published: (2000)

ESD PROTECTION DESIGN FOR RADIO FREQUENCY CIRCUITS
by: Chien-Ming Lee, et al.
Published: (2002)

An ESD Protection Design of LCD Drivers
by: Ming-Yuan Tsai, et al.
Published: (2007)

New ESD Protection Circuits
by: Hsueh-Meng Lu, et al.
Published: (2004)

Vehicle HV Device Design & ESD protection Development
by: Guan-Jhong Chen, et al.
Published: (2009)

ESD Characteristics of Diffusion Resistor and its Application in On-chip ESD Protection Design
by: Feng, Yao-Wu, et al.
Published: (2009)

Design and Analysis of ESD Protection Circuit
by: Chun-Liang Yeh, et al.
Published: (2005)

ESD Protection Design for Broadband Circuits
by: Lai, Yu-Hsuan, et al.
Published: (2019)

Design of Electrostatic Discharge (ESD) Protection for RF Front-End Integrated Circuits
by: Tsai, Ming-Hsien, et al.
Published: (2011)

Design and Applications of ESD Protection in High-Voltage Integrated Circuits
by: Chen, Wen-Yi, et al.
Published: (2011)

ESD Protection Design with TVS (Transient Voltage Suppressor) to Meet System-Level ESD Specifications
by: Chuang, Che-Hao, et al.
Published: (2018)

DESIGN OPTIMIZATION ON ESD PROTECTION CIRCUITS WITH GATE-COUPLED TECHNIQUE
by: Ming Dar Yang, et al.
Published: (2003)

Design of On-Chip ESD Protection Circuits with Consideration of Gate-Oxide Reliability
by: Wen-Yi Chen, et al.
Published: (2005)

Design to Enhance Turn-on Uniformity of Multi-Finger ESD Protection Devices
by: Jia-Huei Chen, et al.
Published: (2006)

Low-Capacitance and High-Reliable ESD Protection Designs in CMOS Technology
by: Chen, Jie-Ting, et al.
Published: (2018)

Double Self-Aligned 4H-SiC DMOSFET Realized by Improved Implantation Process
by: Tsai, Tzung Ying, et al.
Published: (2015)

Study on Modeling of ESD Protection Devices for Circuit-Level ESD Simulation
by: Che-Shih Lin, et al.
Published: (2007)

New ESD Protection Devices with Dummy-Gate Structure in a Fully-Salicided CMOS Technology
by: Chi-Ming Chen, et al.
Published: (2004)

ESD Protection Technology for LCM
by: Shih-Ping Yeh, et al.
Published: (2003)

On Chip ESD Protection Design In A Power Chip
by: Tai-Hung Chang, et al.
Published: (2000)

ESD PROTECTION DESIGN FOR RADIO-FREQUENCY POWER AMPLIFIER
by: 蒙國軒
Published: (2007)

ESD Protection Design with Ultra-Low Parasitic Capacitance
by: Huang, Guo-Lun, et al.

On-Chip ESD Protection Design for 24-GHz LNA
by: Lin, Meng-Ting, et al.
Published: (2017)

Component-Level and System-Level ESD Protection Design
by: Fu, Wei-Hao, et al.
Published: (2017)

ESD protection circuit design for broadband RF circuits
by: Bing-Jye Kuo, et al.
Published: (2004)

ESD Protection Design for Radio-Frequency Integrated Circuits
by: Tsai, Shiang-Yu, et al.
Published: (2012)

On-Chip ESD Protection Design for Output Driver Applications
by: Chiu, Yan-Lian, et al.
Published: (2016)

Advanced ESD Protection Design for Nanoscale CMOS Processes
by: Federico Agustin Altolaguirre, et al.
Published: (2016)

Design Optimization and Failure Analysis of On-Chip ESD Protection in CMOS Integrated Circuits
by: Chen, Shih-Hung, et al.
Published: (2009)

Development of Novel Implant Masking Processes for Double Self-Aligned 4H-SiC DMOSFETs
by: 江政毅
Published: (2014)

Gated Hall Bar, Mobility Characteristics, and DMOSFET Study in 4H-SiC Power Devices
by: Tsai, Chi-Chung, et al.
Published: (2017)

ESD protection circuits design and simulation for the low noise amplifier
by: Zong Hao Lee, et al.
Published: (2005)

A Design and Implementation for the USB2.0 ESD Protection
by: Chun-Ting Lin, et al.
Published: (2011)

ESD Protection Circuit Design for Power Pins in Integrated Circuits
by: Liao Jeff, et al.
Published: (2005)

ESD Protection Design for Mixed-Voltage I/O Circuits
by: Chien-Hui Chaung, et al.
Published: (2001)

The Near Field Measurement Technology for System Level ESD Testing and Optimization of ESD Protection
by: LI,CHENG-TAO, et al.
Published: (2018)

ESD Protection of Handset Video Products
by: 董順萍
Published: (2006)

ESD Protection Circuit for RF Circuits
by: Song Hung Jyh, et al.
Published: (2005)