High-Efficiency and Low-Power Architectures for 2-D DCT and IDCT Based on CORDIC Rotation
碩士 === 中華大學 === 電機工程學系碩士班 === 94 === Abstract With the rapid growth of modern communication applications and computer technologies, image compression is increasingly in demand. From the compression point of view, transform coding is superior to linear predication coding. Walsh-Hadamard transform is...
Main Authors: | Mao Jen Sun, 孫茂仁 |
---|---|
Other Authors: | Tze-Yun Sung |
Format: | Others |
Language: | zh-TW |
Published: |
2006
|
Online Access: | http://ndltd.ncl.edu.tw/handle/75031001524206880497 |
Similar Items
-
A Fast and Scalable DCT/IDCT Processor Based on CORDIC Algorithm
by: 李俊凌
Published: (1999) -
VLSI Implementation of An Area Efficient 2-D DCT/IDCT Architecture
by: Ming-Chi Hung, et al.
Published: (2001) -
IMPLEMENTATION OF 2-D DCT/IDCT VLSI ARCHITECTURE
by: Lei-Luo Tsai, et al.
Published: (1999) -
VLSI IMPLEMENTATION OF 2-D DCT/IDCT ARCHITECTURE
by: Min-Chih Liu, et al.
Published: (2008) -
Hardware architectures for the H.265-HEVC DCT/IDCT
by: 林郁翔
Published: (2017)