A Voltage-Controlled Tuning Loop for Adjustable Dual-Slope Charge-Pump to Achieve Fast Lock PLL

A Voltage-Controlled Tuning Loop for Adjustable Dual-Slope Charge-Pump to Achieve Fast Lock PLL

碩士 === 中華大學 === 電機工程學系碩士班 === 94 === In the design of phase-locked loop (PLL), the most important consideration is the steady and reliable frequency. When we change the input frequency, the PLL will go to be in lock at the least time. So, we will design of the how to reduce the locking time of the P...

Full description

Bibliographic Details
Main Authors:	Chen Yu Wu, 吳鎮宇
Other Authors:	Kuo Jen Lin
Format:	Others
Language:	zh-TW
Published:	2006
Online Access:	http://ndltd.ncl.edu.tw/handle/56845028877324024846

Similar Items

Design and Simulation of Dual-Loop Charge-Pump PLL with Fast-Lock
by: Yu-hua Ma, et al.
Published: (2004)

A Fast Lock and Adjustable Dual-Slope PLL with an Automatic Current Controler
by: Chih Sheng Yang, et al.
Published: (2006)

A High-speed Charge Pump with Two Charge Currents for PLL
by: Hung-Chen Chu, et al.
Published: (2006)

Analysis and Design of the Phase-Locked Loop with Fast-Digital-Calibration Charge Pump
by: Tsuen-Shiau Hwang, et al.
Published: (2010)

Summer-Less Dual Charge Pump Based PLL With Wide Lock Range Using Analog Frequency Detector
by: Raghavendra, R G
Published: (2011)

Fast locking PLL with all-digital locked-aid circuit
by: Fu-Jen Hsieh, et al.
Published: (2010)

Research on the Design of Low Voltage Charge-Pump Phase Locked Loops for Clock Generator
by: Yan-Jin Chen, et al.
Published: (2003)

Design of A PLL with Fast-Lock and Low Jitter
by: SHAO-KU KAO, et al.
Published: (2002)

AN ADAPTIVE BANDWIDTH AND STABLE CONTROL FOR FAST LOCKED PLL
by: Chien-Yu Wang, et al.
Published: (2008)

Design of Low Phase Noise Phase-locked-loop (PLL)
by: Hsing-shan Ko, et al.
Published: (2009)

A New Charge-Pump Phase-Locked Loop
by: Liu, Tsu-Hsun, et al.
Published: (1997)

Modeling and Analysis of the Charge-Pump Phase-Locked Loop
by: Huang Shang-Hsiu, et al.
Published: (2000)

Fast Locking Adaptive PLL using Dual-Edge Phase-Frequency Detector
by: Yang, Bo-Min, et al.
Published: (2010)

Nano CMOS Charge Pump for Readerless RFID PLL
by: M. T. I. Badal, et al.
Published: (2019-09-01)

Non-linear behaviour of charge-pump phase-locked loops
by: C. Wiegand, et al.
Published: (2010-10-01)

BIST for Jitter Measurement of Charge-Pump Phase-Locked Loop
by: Lin, Kun-I, et al.
Published: (2009)

Comparison techniques using phase - Loop locked (PLL) and synchronous references frame (SRF) controller to mitigate voltage flicker
by: Ahmad, N.D, et al.
Published: (2019)

5.5GHz Fast Lock All Digital PLL Design
by: Chia-Chun - Lin, et al.
Published: (2016)

Design of a Charge-Pump PLL for LVDS SerDes
by: Yu-Ting Liu, et al.
Published: (2015)

Behavioral Analysis and Implement of a Charge Pump Phase Locked Loop
by: 王富玄
Published: (2004)

Design of Charge Pump in CMOS Phase-Locked Loops for DVB-T Applications
by: Shun-Sheng Zheng, et al.
Published: (2005)

Theoretical Modeling and Simulation of Phase-Locked Loop (PLL) for Clock Data Recovery (CDR)
by: Zainab Mohamad Ashari, et al.
Published: (2012-01-01)

A RADIATION-HARDENED-BY-DESIGN CHARGE PUMP FOR PHASE-LOCKED LOOP CIRCUITS
by: Loveless, Thomas Daniel
Published: (2008)

Study on the Improvement of Current-Matching Property of the Charge Pump for Phase-Locked Loops
by: Hsiu-Hua Weng, et al.
Published: (2010)

A Low Voltage Subharmonically Injection-Locked PLL in 90-nm CMOS Technology
by: Bo-Wei Huang, et al.
Published: (2017)

A Charge-Pump Phase-Locked Loop with High Stability over Temperature Variation
by: Chih Sung Shih, et al.
Published: (2006)

A SELF TUNING PHASE-LOCKED LOOP
by: Hardwicke, K. R.
Published: (1992)

Design of Injection-Locked Low Noise PLL
by: LIU,SHAO-CHUN, et al.
Published: (2016)

A Fast Lock Technique for the 5Ghz Wide band PLL Frequency Synthesizer Design
by: Guan-Wei Ke, et al.
Published: (2013)

Design of Fast-Locking PLL Combined with DLL for 1.8 GHz Wireless Communication System
by: Ting-LinWu, et al.
Published: (2015)

Fractional-N PLL with 90 degree phase shift lock and active switched-capacitor loop filter
by: Park, Joohwan
Published: (2006)

Design of Phase-Locked Loop for Low-Voltage Receiver Application
by: Peng-YuPao, et al.
Published: (2015)

Circuit Design and Noise Analysis of Clock Generator Based on Charge-Pump Phase-Locked Loop
by: HuangChi Lin, et al.
Published: (2001)

Model Analysis and Circuit Implementation of Clock Generator Based on Charge-Pump Phase-Locked Loop
by: Hung-Jen Chien, et al.
Published: (1999)

Design and Implementation of Low Voltage CMOS Phase-Locked-Loop and Delay-Locked-Loop
by: Chung-Ting Lu, et al.
Published: (2007)

A Fast-Switching PLL Frequency Synthesizer with an On-Chip Adaptive-Bandwidth Loop Filter
by: Zheng-Lin Hsin, et al.
Published: (2007)

Design of Fast-Locking SAR-based Delay-Locked Loop
by: Huang, Jia-Jin, et al.
Published: (2018)

Delay-Locked Loops with fast lock and phase error calibration
by: Chun Yi Kuo, et al.
Published: (2012)

HIGH-FREQUENCY CHARGE-PUMP BASED PHASE-LOCKED LOOP DESIGN AND IT'S CHARACTERIZATION USING VERILOG-AMS
by: SINGH, GUNEET
Published: (2006)

A Divider-Less Sub-Harmonically Injection-Locked All-Digital PLL with Self-Adjusted Injection Timing
by: Kai-Hui Tseng, et al.
Published: (2014)