Advance System on a Chip Bus Packet Based Transaction Interface Circuit Design
碩士 === 國立雲林科技大學 === 電子與資訊工程研究所 === 93 === Traditional low speed I/O is progressively replaced by Low Voltage Differential Signaling (LVDS) Interface. In recent years, the third generation I/O PCI Express will become major standard I/O architecture and will become main motherboard architecture in the...
Main Authors: | Yong-Long Lai, 賴永隆 |
---|---|
Other Authors: | Ming-Hwa Sheu |
Format: | Others |
Language: | en_US |
Published: |
2005
|
Online Access: | http://ndltd.ncl.edu.tw/handle/35441821791055134982 |
Similar Items
-
High Performance On-Chip Bus Design for Advanced Bus Protocols
by: Yu-ChiehLin, et al.
Published: (2011) -
Transaction Level Modeling of the High Performance Bus Design with OCP Interface
by: Yi-jiun Chang, et al.
Published: (2009) -
A Data Communication Interface Design for Bus and Networks-on-Chip Architecture
by: Hsiang-Jen Tan, et al.
Published: (2008) -
On-chip impulse mode interface circuit design
by: Kuan-Ju Wu, et al. -
Design of a serial communication protocol and bus interface chip for tactile communications
by: Link, Jeffrey P.
Published: (2012)