DESIGN OF AN EMBEDDED PROCESSOR FOR ADVANCED ENCRYPTION STANDARD
碩士 === 大同大學 === 通訊工程研究所 === 93 === AES will be the leading algorithm for symmetric encryption and decryption system in the coming thirty years. The speed to accomplish AES algorithm is quite fast when using a parallel architecture. But it costs much more hardware resources and its function is not fl...
Main Authors: | Chung-Chu Chia, 賈證主 |
---|---|
Other Authors: | Shuenn-Shyang Wang |
Format: | Others |
Language: | en_US |
Published: |
2005
|
Online Access: | http://ndltd.ncl.edu.tw/handle/61067508655668379987 |
Similar Items
-
High-performance advanced encryption standard (AES) security co-processor design
by: Tandon, Prateek
Published: (2005) -
Enhancing the Performance of Encryption for Embedded Processors from the View of ISA
by: Chia-Hua Liu, et al.
Published: (2002) -
Design of an advanced encryption standard crypto-processor core for field programmable gate array implementation
by: Ismail, Mohd. Izuan
Published: (2006) -
A low cost advance encryption standard (AES) co-processor implementation
by: Orlando J. Hernandez, et al.
Published: (2008-04-01) -
Randomly Configured and Pipeline Scheduled Multi-Cipher Cryptosystem for Modern Secure Protocols
by: Chung-ChuChia, et al.
Published: (2012)