Designs of High-Performance and Low-Power Cache Architectures
博士 === 淡江大學 === 電機工程學系博士班 === 93 === Due to the fact that cache memory has high hit rate and low access time, the cache memory has been an important memory device to reduce the speed gap between the processor and main memory in computer systems, and further reduce the average access time of the enti...
Main Authors: | Hsin-Chuan Chen, 陳信全 |
---|---|
Other Authors: | Jen-Shiun Chiang |
Format: | Others |
Language: | en_US |
Published: |
2005
|
Online Access: | http://ndltd.ncl.edu.tw/handle/52958758480136123441 |
Similar Items
-
Low-Power Instruction Cache Architecture Design
by: Shi-You Cheng, et al.
Published: (2006) -
High-Performance Pipeline Design for Low-Power Phased Cache
by: 薛智文
Published: (2007) -
Adaptive way configurable architecture for low power cache
by: 崔志強
Published: (2004) -
The Design and Verification of a Low-Power Data Cache Architecture for 32-bit Embedded Microprocessors
by: SHEN-WEN CHEN, et al.
Published: (2011) -
PERFORMANCE ANALYSIS OF LOCATION CACHE FOR LOW POWER CACHE SYSTEM
by: QI, BIN
Published: (2007)