Design and Implementation of Dual-Feedback Phase-Locked Loop

Design and Implementation of Dual-Feedback Phase-Locked Loop

碩士 === 淡江大學 === 電機工程學系碩士班 === 93 === Phase-locked-loops (PLLs) are widely used in wireless data telecommunications, such as wireless local area networks (WLANs), mobile and satellite communications. In these applications, the PLLs are usually used as a clock synthesis block to generate a high-speed...

Full description

Bibliographic Details
Main Authors:	Yi-Shun Shih, 史義順
Other Authors:	郭建宏
Format:	Others
Language:	en_US
Published:	2005
Online Access:	http://ndltd.ncl.edu.tw/handle/68329258151298912821

Similar Items

Design and Implementation of Low Voltage CMOS Phase-Locked-Loop and Delay-Locked-Loop
by: Chung-Ting Lu, et al.
Published: (2007)

Design and Implementation of 1-Volt GHz and Fast-Locking Phase-Locked Loop
by: Shu-Chang Kuo, et al.
Published: (2004)

DESIGN AND IMPLEMENTATION OF A PHASE-LOCKED LOOP CIRCUIT
by: Han-Jie Ma, et al.
Published: (2013)

Design And Implementation Of High-Bandwidth Phase-Locked Loop
by: Jian-Ji Zhang, et al.
Published: (2012)

Design and Implementation of Phase-Locked Loop With Cyclic Clock Generator to Enhance Loop-Bandwidth
by: Chuang,Yi Hsien, et al.
Published: (2012)

Phase-locked loop design
by: GUO, ZHAO-ZONG, et al.
Published: (1992)

The Design and Implementation of the Frequency-Drift-Compensated Phase-Locked Loop
by: Cheng-En Hsieh, et al.
Published: (2019)

Design and Implementation of CMOS Ku-band Phase-Locked Loop
by: Pei-Kang Tsai, et al.
Published: (2007)

Design and Implementation of High-frequency CMOS Phase-locked Loops
by: Sin-Jhih Li, et al.
Published: (2008)

Design and Implementation of Phase-Locked Loops in Millimeter-Wave Bands
by: Kun-Hung Tsai, et al.
Published: (2010)

The Design and Implementation of an All-Digital Phase-Locked Loop on FPGA
by: Shan-I Tseng, et al.
Published: (2019)

Design and Implementation of an RTK-Based Vector Phase Locked Loop
by: Ahmad Shafaati, et al.
Published: (2018-03-01)

DESIGN AND IMPLEMENTATION OF ALL DIGITAL PHASE-LOCKED LOOP CIRCUITS
by: Cheng-Che Hsieh, et al.
Published: (2010)

Low-power design-for-test implementation on phase-locked loop design
by: Avinash Yadlapati, et al.
Published: (2019-09-01)

Phase-Locked Loop Control for Electronic Ballasts with Inductor Voltage-Phase Feedback
by: Ming-Chieh Yeh, et al.
Published: (2005)

Design of Phase Frequency Detector and Enhanced Lock-in for Phase-Locked Loop
by: Nan-Liang Yeh, et al.
Published: (2002)

Design of a Sub-Sampling Phase-Locked Loop with a Robust-Locking Frequency-Locked Loop
by: Chia-Min Chen, et al.
Published: (2019)

Designing Of Pulse Phase-Locked Loops
by: A. A. Deryushev, et al.
Published: (2006-08-01)

Adaptive-Bandwidth and two different delay feedbacks phase-locked loop
by: ChihWei-chiang, et al.
Published: (2007)

Design and Implementation of Phase-Locked Loop using Current-Controlled Oscillator
by: Lee,Chi-Po, et al.
Published: (2019)

Design and Implementation of Wideband Synthesizers Using Offset Phase-Locked Loops
by: Wen-Chang Yen, et al.
Published: (2010)

Design and Implementation of Wide-Range Multi-phase Delay-Locked Loop
by: HONG-JIE GUO, et al.
Published: (2013)

Design and Implementation of Delay-Locked Loops with Static Phase Error Calibration
by: Kuang-Fu Teng, et al.
Published: (2009)

Implementation of an All Digital Phase-locked Loop for QPSK Carrier Recovery Using DSP Module
by: 胡義奐
Published: (2002)

Study of Noise Suppression and Circuit Design of a Dual Phase-Locked Loop System
by: Wen-shiou Tsai, et al.
Published: (2009)

The Implementation and Analysis of an All-digital Phase-Locked Loop
by: Hung-Lung Su, et al.
Published: (2006)

Design of Low Jitter Phase-Locked Loop
by: Xin-Sheng Liao, et al.
Published: (2008)

Design and Application of All-Digital Delay-Locked Loop and All-Digital Phase-Locked Loop
by: You-Jen Wang, et al.
Published: (2010)

Low-Jitter Dual-Loop Nested Delay-Locked Loop
by: Yi-Zhen Huang, et al.
Published: (2002)

Memristor-Based Loop Filter Design for Phase Locked Loop
by: Naheem Olakunle Adesina, et al.
Published: (2019-07-01)

The Implementation and Analysis of All Digital Phase-Locked Loop
by: Yang, E-Ing, et al.
Published: (1997)

The Study and Implementation of Digital Phase-Locked Loop Oscillator
by: Mao-Sheng Yeh, et al.
Published: (2000)

DESIGN AND IMPLEMENTATION OFA 5.8-GHz PHASE-LOCKED LOOP CIRCUITS
by: Yueh-Shu Li, et al.
Published: (2010)

Design of Charge Pump in CMOS Phase-Locked Loops for DVB-T Applications
by: Shun-Sheng Zheng, et al.
Published: (2005)

Minimization of jitter in digital systems using dual phase-locked loops
by: Telba, A., et al.
Published: (2016)

Design of Phase-Locked Loop and Application in Sensor
by: To-Kay Liang, et al.
Published: (2007)

Design and Study of Noise in Phase-Locked Loop
by: 李志明
Published: (1999)

Low-Power Phase-Locked Loop Design
by: Liao Huan-Sen, et al.
Published: (1999)

Design of all-digital phase-locked loop implemented in LTPS TFT process
by: Yen-Ting Kuo, et al.
Published: (2008)

Design and Implementation of Low-Power and High-Noise-Immunity Phase-Locked Loop
by: SHYH-SHYUAN SHEU, et al.
Published: (2002)