Coverage directed testbench generation for still image CODEC IP''s
碩士 === 國立臺灣大學 === 電子工程學研究所 === 93 === Verification has become the bottleneck in the hardware design process, and one of the hardest verification problems is to verify the correctness of the RTL code. In this paper, a testbench configuration to obtain high toggle coverage for still CODEC image IP...
Main Authors: | Wei-Lung Lo, 羅偉倫 |
---|---|
Other Authors: | Jiun-Lang Huang |
Format: | Others |
Language: | en_US |
Published: |
2005
|
Online Access: | http://ndltd.ncl.edu.tw/handle/52160944678114424843 |
Similar Items
-
Automated Testbench Generation for Communication Systems
by: Qu, Xin
Published: (2014) -
Soft IP Generator of Reed-Solomon Codec for Communication Systems
by: Chih-Lung Shih, et al.
Published: (2000) -
Development of a Versatile Reed-Solomon Codec IP Generator
by: Shen-ming Chung, et al.
Published: (2003) -
Embedded Testbench Acceleration with Full Signal Visibility for Functional Verification
by: Chin-Lung Chuang, et al.
Published: (2011) -
Implementation of a Progressive Still Image Codec and Related Research
by: Ming-Kwang Wang, et al.
Published: (2001)