Burst-Mode Clock and Data Recovery Circuit for Passive Optical Networks
碩士 === 國立臺灣大學 === 電子工程學研究所 === 93 === In this thesis, the motivation, challenges, and solutions of burst-mode clock and data recovery (BMCDR) circuits for passive optical networks (PONs) are presented. The need for clock and data recovery circuits is explained first. Then, the basic architecture...
Main Authors: | Sy-Chyuan Hwu, 胡思全 |
---|---|
Other Authors: | 劉深淵 |
Format: | Others |
Language: | en_US |
Published: |
2005
|
Online Access: | http://ndltd.ncl.edu.tw/handle/36631523543626884001 |
Similar Items
-
Burst-mode clock and data recovery with FEC for passive optical networks
by: Shastri, Bhavin Jayprakash.
Published: (2007) -
Implementation of 0.18-um CMOS Burst-Mode Clock and Data Recovery Circuits for Passive Optical Networks
by: Jung-Mao Lin, et al.
Published: (2006) -
An All-Digital Burst-Mode Clock and Data Recovery Circuit
by: Li-Wei Guo, et al.
Published: (2014) -
Design and Implementation of Burst-Mode Clock and Data Recovery Circuit
by: Liu, Kun-Han, et al.
Published: (2016) -
High-speed burst-mode clock and data recovery circuits for multiaccess networks
by: Shastri, Bhavin
Published: (2012)