A Test Program Fault Simulator for Microprocessor Software-Based Self-Testing
碩士 === 國立臺灣大學 === 電子工程學研究所 === 93 === Software self-testing for embedded processor cores based on their instruction sets is a topic of increasing interest. Since it provides an excellent test resource partitioning technique for sharing the testing task of complex System-on-Chip (SoC) between slow, i...
Main Authors: | Jiang-Jung Wu, 吳佳龍 |
---|---|
Other Authors: | Jiun-Lang Huang |
Format: | Others |
Language: | zh-TW |
Published: |
2005
|
Online Access: | http://ndltd.ncl.edu.tw/handle/93626535914953767835 |
Similar Items
-
A Test Program Fault Simulator for Microprocessor Software-Based Self-Testing
by: Jiang Jung Wu, et al.
Published: (2005) -
Structural-Fault Oriented Test Program Generation for Microprocessors
by: Cheng-I Wu, et al.
Published: (2003) -
Microprocessor Self-Testing Based on Software Strategy
by: Chi-chang Yen, et al.
Published: (2005) -
Microprocessor Testability Analysis for Software-Based Self-Testing
by: Chin-Yu Chang, et al.
Published: (2004) -
Analyzation and Testing of Interconnection Faults in Microprocessor-Based System
by: Chen-Haw, Ko, et al.
Published: (1997)