The Design of 600V Vertical CoolMOS
碩士 === 國立清華大學 === 工程與系統科學系 === 93 === Conventional VDMOSFET (Vertical Double diffused Metal Oxide Semiconductor Field Effect Transistor) technology for power devices was constrained by the Silicon Limit. This is now improved to have linear relation between on resistance (Ron) and breakdown voltage(B...
Main Author: | 婁經雄 |
---|---|
Other Authors: | T.Y.Dung |
Format: | Others |
Language: | zh-TW |
Published: |
2005
|
Online Access: | http://ndltd.ncl.edu.tw/handle/54877231589845136957 |
Similar Items
-
A Study of Device Simulation and Electrical Properties for High Power Device-CoolMOS
by: Jia-Ming Li, et al.
Published: (2006) -
The Design of 600V Vertical Super-Junction TSPDs
by: Fu-Hsiung Yang, et al. -
Novel 600V-Class Charge-Balance-Enhanced Super Junction Power MOSFET (CBE-SJ MOS)
by: Hsieh, Pei-Shan, et al.
Published: (2009) -
Design of Gas-Cooled Fast Reactor 600MWth with Natural Uranium As Fuel Circle Input
by: Menik Ariani, et al.
Published: (2013-01-01) -
Pan-RAF and MEK vertical inhibition enhances therapeutic response in non-V600 BRAF mutant cells
by: Eszter Molnár, et al.
Published: (2018-05-01)