Accurate RTL Power Estimation Linked with Standard Cell Power Characterization
碩士 === 國立清華大學 === 電機工程學系 === 93 === We investigate in the thesis the cell-based power characterization and its linkage to an RTL (Register Transfer Level) power estimation flow for CMOS logic circuits. The proposed power characterization method is highly accurate because of taking into account the e...
Main Authors: | Kai-Shuang Chang, 張凱翔 |
---|---|
Other Authors: | Shi-Yu Huang |
Format: | Others |
Language: | en_US |
Published: |
2005
|
Online Access: | http://ndltd.ncl.edu.tw/handle/43895901615186789044 |
Similar Items
-
RTL Power Estimation Using Power Mode Classification and Functional Weighting
by: Ming-Yi Sum, et al.
Published: (2004) -
Mixed RTL and gate-level power estimation with low power design iteration
by: Nilsson, Jesper
Published: (2003) -
A Compiled-Code Simulation Technique for RTL Designs
by: Kai-hui Chang, et al.
Published: (2001) -
System-Level Power Estimation based on RTL Macro-Modeling and Using SystemC
by: Chun-Yi Lee, et al.
Published: (2007) -
Fixing Power Bugs at RTL Stage using PSL Assertions
by: Singh, Chandan
Published: (2013)