Constructing a Metrology Sampling Framework for In-line Inspection in Semiconductor Fabrication and Its Decision Analysis

碩士 === 國立清華大學 === 工業工程與工程管理學系 === 93 === Abstract A number of inspection and measurement stations are set in the fabrication process to ensure that the quality of wafer meets the requirement. Because of the limited capacities and costs for in-line wafer inspections, only certain wafers are inspected...

Full description

Bibliographic Details
Main Authors: Yu-Shin Tan, 譚玉欣
Other Authors: Chen-Fu Chien
Format: Others
Language:zh-TW
Published: 2005
Online Access:http://ndltd.ncl.edu.tw/handle/38725120406504350222
id ndltd-TW-093NTHU5031080
record_format oai_dc
spelling ndltd-TW-093NTHU50310802016-06-06T04:11:37Z http://ndltd.ncl.edu.tw/handle/38725120406504350222 Constructing a Metrology Sampling Framework for In-line Inspection in Semiconductor Fabrication and Its Decision Analysis 建構半導體廠線上製程量測之抽樣策略架構及其決策分析 Yu-Shin Tan 譚玉欣 碩士 國立清華大學 工業工程與工程管理學系 93 Abstract A number of inspection and measurement stations are set in the fabrication process to ensure that the quality of wafer meets the requirement. Because of the limited capacities and costs for in-line wafer inspections, only certain wafers are inspected among a specific number of lots. However, conventional semiconductor wafer fabs meet a variety of economic challenge. The combination of shrinking devices geometries and increasing interconnect levels rapidly increase process complexity, which leads to higher manufacturing costs and longer cycle times. Although there are many existing studies for IC sampling strategy in defect inspection, little research has been done the issue of metrology sampling. In-line metrology was real time to inspect the WIP. Currently, the sampling metrology numbers and sampling frequency are decided via the engineers’ experience. Thus, different engineers may build various sampling strategies. This study aims to determine the optimal sampling strategy by developing a risk-based heuristic for statistically determining the sampling strategy for in-line inspection in wafer fabrication. For general defect inspection in wafer fabrication, Nurani et al. (1996) defined five parameters of sampling strategy including layers to be monitored, frequency for lots, and number of inspection wafers per lot, percentage area of the wafer and pixel size. However, for metrology inspection, we combine forth and fifth parameter to another parameter called number of dies in a wafer. Except layers to be monitor, our sampling strategy considers acceptance sampling plan in a wafer and a lot and sampling frequency that tradeoff the various risk (i.e., the aggregation of cost and probability) under different lot size. Keywords: Bayesian decision analysis, sampling strategy, metrology, inspection, quality control Chen-Fu Chien 簡禎富 2005 學位論文 ; thesis 93 zh-TW
collection NDLTD
language zh-TW
format Others
sources NDLTD
description 碩士 === 國立清華大學 === 工業工程與工程管理學系 === 93 === Abstract A number of inspection and measurement stations are set in the fabrication process to ensure that the quality of wafer meets the requirement. Because of the limited capacities and costs for in-line wafer inspections, only certain wafers are inspected among a specific number of lots. However, conventional semiconductor wafer fabs meet a variety of economic challenge. The combination of shrinking devices geometries and increasing interconnect levels rapidly increase process complexity, which leads to higher manufacturing costs and longer cycle times. Although there are many existing studies for IC sampling strategy in defect inspection, little research has been done the issue of metrology sampling. In-line metrology was real time to inspect the WIP. Currently, the sampling metrology numbers and sampling frequency are decided via the engineers’ experience. Thus, different engineers may build various sampling strategies. This study aims to determine the optimal sampling strategy by developing a risk-based heuristic for statistically determining the sampling strategy for in-line inspection in wafer fabrication. For general defect inspection in wafer fabrication, Nurani et al. (1996) defined five parameters of sampling strategy including layers to be monitored, frequency for lots, and number of inspection wafers per lot, percentage area of the wafer and pixel size. However, for metrology inspection, we combine forth and fifth parameter to another parameter called number of dies in a wafer. Except layers to be monitor, our sampling strategy considers acceptance sampling plan in a wafer and a lot and sampling frequency that tradeoff the various risk (i.e., the aggregation of cost and probability) under different lot size. Keywords: Bayesian decision analysis, sampling strategy, metrology, inspection, quality control
author2 Chen-Fu Chien
author_facet Chen-Fu Chien
Yu-Shin Tan
譚玉欣
author Yu-Shin Tan
譚玉欣
spellingShingle Yu-Shin Tan
譚玉欣
Constructing a Metrology Sampling Framework for In-line Inspection in Semiconductor Fabrication and Its Decision Analysis
author_sort Yu-Shin Tan
title Constructing a Metrology Sampling Framework for In-line Inspection in Semiconductor Fabrication and Its Decision Analysis
title_short Constructing a Metrology Sampling Framework for In-line Inspection in Semiconductor Fabrication and Its Decision Analysis
title_full Constructing a Metrology Sampling Framework for In-line Inspection in Semiconductor Fabrication and Its Decision Analysis
title_fullStr Constructing a Metrology Sampling Framework for In-line Inspection in Semiconductor Fabrication and Its Decision Analysis
title_full_unstemmed Constructing a Metrology Sampling Framework for In-line Inspection in Semiconductor Fabrication and Its Decision Analysis
title_sort constructing a metrology sampling framework for in-line inspection in semiconductor fabrication and its decision analysis
publishDate 2005
url http://ndltd.ncl.edu.tw/handle/38725120406504350222
work_keys_str_mv AT yushintan constructingametrologysamplingframeworkforinlineinspectioninsemiconductorfabricationanditsdecisionanalysis
AT tányùxīn constructingametrologysamplingframeworkforinlineinspectioninsemiconductorfabricationanditsdecisionanalysis
AT yushintan jiàngòubàndǎotǐchǎngxiànshàngzhìchéngliàngcèzhīchōuyàngcèlüèjiàgòujíqíjuécèfēnxī
AT tányùxīn jiàngòubàndǎotǐchǎngxiànshàngzhìchéngliàngcèzhīchōuyàngcèlüèjiàgòujíqíjuécèfēnxī
_version_ 1718296042924933120