Low Power Design of an ANT-based Pipelining CLA and a Small DAC Used in an Implantable Neural Stimulator
碩士 === 國立中山大學 === 電機工程學系研究所 === 93 === This thesis includes two topics. The first topic is a low power design of 8-bit ANT-based pipelining CLA. The second one is a small digital to analog converter (DAC) used in an implantable neural stimulator. An ANT-based low-power 8-bit pipelining carry-lookahe...
Main Authors: | Pai-Li Liu, 劉百莉 |
---|---|
Other Authors: | Chua-Chin Wang |
Format: | Others |
Language: | zh-TW |
Published: |
2005
|
Online Access: | http://ndltd.ncl.edu.tw/handle/01745430239309610599 |
Similar Items
-
Low Power Low Distortion Audio Delta-Sigma DAC
by: Yang Chia Tai, et al.
Published: (2006) -
A Small-Area, Low-Power Delta-Sigma DAC Applied to a Power-Specific Chip
by: Peng Li, et al.
Published: (2021-01-01) -
A Power-Efficient Pipelined ADC with an Inherent Linear 1-Bit Flip-Around DAC
by: Peiyuan Wan, et al.
Published: (2020-01-01) -
Modelling of Power Dissipation in CMOS DACs
by: Jörgensen, Sofie
Published: (2002) -
Design of A Concise Scheme for Pipelined ADC without Sub-DAC Architecture
by: Tsai, Kai-Feng, et al.
Published: (2017)