Chip Design For High Speed Digital-Analog Signal Converter
碩士 === 國立高雄第一科技大學 === 電腦與通訊工程所 === 93 === This thesis presents analog and digital conversion with low-power architectures, which including 8-bit weighted-current digital-to-analog converter (DAC) and 6-bit analog-to-digital converter (ADC). In 8-bit weighted-current DAC, we improve the traditions we...
Main Authors: | Wen-ching Lee, 李文慶 |
---|---|
Other Authors: | Shih-Chang Hsia |
Format: | Others |
Language: | zh-TW |
Published: |
2005
|
Online Access: | http://ndltd.ncl.edu.tw/handle/59438171299096791364 |
Similar Items
-
High Speed SAR Analog to Digital Converter Design
by: Ching-Wen Lo, et al.
Published: (2014) -
High-speed digital-to-analog converters
by: WU, QING-SHAN, et al.
Published: (1989) -
Chip Design of Direct Level-Signal Transition Based Analog-to-Digital and Digital-to-Analog Converters
by: Ting-Yao Hsu, et al.
Published: (2008) -
The Design and Analysis of High-Speed CMOS Digital-to-Analog and Analog-to-Digital Converters
by: Kang, Tzung-Hung, et al.
Published: (1997) -
High speed CMOS analog to digital converter design
by: CHEN,BO-YUE, et al.
Published: (1990)