An Adaptive Low-Power Control Policy for Data Link of On-Chip Network
碩士 === 國立東華大學 === 電機工程學系 === 93 === In the present system on chip (SOC) designing, the designers exploit cores or intellectual property (IP) to implement the whole highly complex chip. During the process of integrating those systems, the interconnection also called network on chip (NOC), is one of f...
Main Authors: | Pei-Hsiang Chou, 周北翔 |
---|---|
Other Authors: | Chun-Lung Hsu |
Format: | Others |
Language: | zh-TW |
Published: |
2005
|
Online Access: | http://ndltd.ncl.edu.tw/handle/74805701394598027508 |
Similar Items
-
A Self-Adaptive Mapping Approach for Network on Chip With Low Power Consumption
by: Aravindhan Alagarsamy, et al.
Published: (2019-01-01) -
Design and Evaluation of a Low-Power On-Chip Network Based on Dynamic Voltage Scaling with Links
by: Chao-Hung Chang, et al.
Published: (2003) -
Chip Implementation of High Speed Low Voltage and Low Power Digital to Analog Converter
by: Chou, Cheng-Chung, et al.
Published: (1997) -
Tailoring Network-on-Chip to Low-Power Application-Specific System-on-Chip
by: Kuei-Chung Chang, et al.
Published: (2007) -
A WRAPPER FOR LOW-POWER ERROR-CORRECTING DATA TRANSMISSION IN ON-CHIP NETWORKS
by: Ying-Ming Huang, et al.
Published: (2006)