A Versatile Hybrid Switch Architecture for On-Chip Networks
碩士 === 國立東華大學 === 資訊工程學系 === 93 === With advance of semiconductor technology, the designers can integrate more silicon IPs into a single chip than ever. Many studies predict that a single chip will accommodate up to 1 billion transistors in the end of this decade. Current SoC designs use dedicated w...
Main Authors: | Sung-Tze Wu, 吳松澤 |
---|---|
Other Authors: | Hsin-Chou Chi |
Format: | Others |
Language: | zh-TW |
Published: |
2005
|
Online Access: | http://ndltd.ncl.edu.tw/handle/21452904988441917376 |
Similar Items
-
The Design and Verification of a Switch Architecture for Network-on-chip
by: Chin-wen Lee, et al.
Published: (2011) -
Low Power Network-on-Chip Switch Architecture Design
by: Ju-Yueh Lee, et al.
Published: (2006) -
Asynchronous Packet-switched Network-on-chip: Protocol and Architecture
by: Tsou, Po-Cheng, et al.
Published: (2010) -
A Switch for Tree-Based Routing Architectures in On-Chip Networks
by: Po-Hung Chen, et al.
Published: (2005) -
NoCsim : a versatile network on chip simulator
by: Jones, Michael
Published: (2009)