The Study and Improvement of Chemical Mechanical Planarization and Etching Process Induced Lithography Overlay Error Variation
碩士 === 國立交通大學 === 電機資訊學院碩士在職專班 === 93 === Lithography is the key step of IC manufacturing and directly influences the limit of critical dimension (CD).The lithography is to transfer the pattern on mask to wafer in right position, through alignment and exposure. The pattern misplacement between the l...
Main Authors: | Feng-Yi Chen, 陳峰義 |
---|---|
Other Authors: | Jen-Chung Lou |
Format: | Others |
Language: | en_US |
Published: |
2005
|
Online Access: | http://ndltd.ncl.edu.tw/handle/56541436860659073618 |
Similar Items
-
Overlay Error Control of Lithography Process
by: Cha, Meng-Hsun, et al.
Published: (2011) -
Lithography Overlay Error Analysis of LCD Application
by: Chen-Yu Chiang, et al.
Published: (2005) -
The Strategy of Overlay Error Control in Semiconductor Lithography
by: Kuo-Yu Wu, et al.
Published: (2008) -
Improvement of Lithography Overlay Measurement
by: Lee, Ming-Hsin, et al.
Published: (2014) -
Applying Virtual Metrology to the Control of Overlay Error in Lithography Process
by: Chien-Hui Li, et al.
Published: (2009)