Design on Power-aware Pipelined Multiplier Using Double Truncating Technique
碩士 === 國立交通大學 === 電機資訊學院碩士在職專班 === 93 === “Power awareness” is a new research in recent years. It is able to scale power and quality tradeoff. For example, consider the user of a digital camera. At times, the users might want high image quality at the cost of reduced battery lifetime. At other times...
Main Author: | 沈志遠 |
---|---|
Other Authors: | 董蘭榮 |
Format: | Others |
Language: | zh-TW |
Published: |
2005
|
Online Access: | http://ndltd.ncl.edu.tw/handle/41527666728164951944 |
Similar Items
-
DESIGN OF LOW POWER FIXED-WIDTH MULTIPLIERS FOR PIPELINED FFT PROCESSORS
by: Wei-jr Wu, et al.
Published: (2008) -
Design and Implementation of Reconfigurable Low-Power Pipelined Booth Multiplier
by: Shish-chang Liang, et al.
Published: (2007) -
Design of Low-Power Pipelined Multipliers with Various Output Precision
by: Yuan-chih Chuang, et al.
Published: (2006) -
The Design of 16x16 bit Booth Multiplier with Asynchronous Pipeline Technique
by: Meng-Hsuan Ho, et al.
Published: (2011) -
Wave pipeline design and its application to multiplier
by: ZHU, SHANG-ZU, et al.
Published: (1992)