UWB CMOS Low-Noise Amplifier and Wideband InGaAs pHEMT Switch

碩士 === 國立交通大學 === 電信工程系所 === 93 === The first part of the thesis describes the design and analysis of a low-noise amplifier for UWB system. The features of the UWB LNAs are wide bandwidth, low power consumption and flatness of gain. In order to get wide bandwidth, we utilize the concept of multi-sta...

Full description

Bibliographic Details
Main Authors: Pei-Ju Chiu, 邱珮如
Other Authors: Shyh-Jong Chung
Format: Others
Language:en_US
Published: 2005
Online Access:http://ndltd.ncl.edu.tw/handle/70655105630511470569
id ndltd-TW-093NCTU5435042
record_format oai_dc
spelling ndltd-TW-093NCTU54350422016-06-06T04:10:40Z http://ndltd.ncl.edu.tw/handle/70655105630511470569 UWB CMOS Low-Noise Amplifier and Wideband InGaAs pHEMT Switch 使用互補金屬氧化半導體製程之超寬頻低雜訊放大器及使用砷化銦鎵假型高速電子移動電晶體之寬頻開關 Pei-Ju Chiu 邱珮如 碩士 國立交通大學 電信工程系所 93 The first part of the thesis describes the design and analysis of a low-noise amplifier for UWB system. The features of the UWB LNAs are wide bandwidth, low power consumption and flatness of gain. In order to get wide bandwidth, we utilize the concept of multi-stages to design this circuit. The first stage is a common gate topology and two common source amplifiers in the middle stages and the final stage is a voltage follower. The bandwidth of the LNA is ranged from 2.6 GHz to 8.6 GHz. The gain is 16 dB 1 dB. The minimum noise figure is 5.5 dBm and the power consumption is 24 mW. The second part is the design and measurement of a wideband single-pole double-throw switch. The bandwidth of the SPDT switch is ranged from 33 to 60 GHz centered at 46.5 GHz. The insertion loss is less than 4 dB and the isolation is more than 32 dB. Shyh-Jong Chung 鍾世忠 2005 學位論文 ; thesis 51 en_US
collection NDLTD
language en_US
format Others
sources NDLTD
description 碩士 === 國立交通大學 === 電信工程系所 === 93 === The first part of the thesis describes the design and analysis of a low-noise amplifier for UWB system. The features of the UWB LNAs are wide bandwidth, low power consumption and flatness of gain. In order to get wide bandwidth, we utilize the concept of multi-stages to design this circuit. The first stage is a common gate topology and two common source amplifiers in the middle stages and the final stage is a voltage follower. The bandwidth of the LNA is ranged from 2.6 GHz to 8.6 GHz. The gain is 16 dB 1 dB. The minimum noise figure is 5.5 dBm and the power consumption is 24 mW. The second part is the design and measurement of a wideband single-pole double-throw switch. The bandwidth of the SPDT switch is ranged from 33 to 60 GHz centered at 46.5 GHz. The insertion loss is less than 4 dB and the isolation is more than 32 dB.
author2 Shyh-Jong Chung
author_facet Shyh-Jong Chung
Pei-Ju Chiu
邱珮如
author Pei-Ju Chiu
邱珮如
spellingShingle Pei-Ju Chiu
邱珮如
UWB CMOS Low-Noise Amplifier and Wideband InGaAs pHEMT Switch
author_sort Pei-Ju Chiu
title UWB CMOS Low-Noise Amplifier and Wideband InGaAs pHEMT Switch
title_short UWB CMOS Low-Noise Amplifier and Wideband InGaAs pHEMT Switch
title_full UWB CMOS Low-Noise Amplifier and Wideband InGaAs pHEMT Switch
title_fullStr UWB CMOS Low-Noise Amplifier and Wideband InGaAs pHEMT Switch
title_full_unstemmed UWB CMOS Low-Noise Amplifier and Wideband InGaAs pHEMT Switch
title_sort uwb cmos low-noise amplifier and wideband ingaas phemt switch
publishDate 2005
url http://ndltd.ncl.edu.tw/handle/70655105630511470569
work_keys_str_mv AT peijuchiu uwbcmoslownoiseamplifierandwidebandingaasphemtswitch
AT qiūpèirú uwbcmoslownoiseamplifierandwidebandingaasphemtswitch
AT peijuchiu shǐyònghùbǔjīnshǔyǎnghuàbàndǎotǐzhìchéngzhīchāokuānpíndīzáxùnfàngdàqìjíshǐyòngshēnhuàyīnjiājiǎxínggāosùdiànziyídòngdiànjīngtǐzhīkuānpínkāiguān
AT qiūpèirú shǐyònghùbǔjīnshǔyǎnghuàbàndǎotǐzhìchéngzhīchāokuānpíndīzáxùnfàngdàqìjíshǐyòngshēnhuàyīnjiājiǎxínggāosùdiànziyídòngdiànjīngtǐzhīkuānpínkāiguān
_version_ 1718294555786215424