Fully Integrated, Low-Power, Low Phase-Noise Integer-N and Sigma-Delta Fractional-N Frequency Synthesizers for Wireless LAN and Bluetooth Applications

碩士 === 國立交通大學 === 電信工程系所 === 93 === This thesis contents a sigma-delta fractional-N synthesizer mainly. Besides, it contents two integer-N synthesizers and two voltage-controlled oscillators. These circuits are implemented for WLAN and Bluetooth applications. First, we describe the sigma-delta fract...

Full description

Bibliographic Details
Main Authors: Wei-Cheng Lien, 連偉誠
Other Authors: Christina F. Jou
Format: Others
Language:en_US
Published: 2005
Online Access:http://ndltd.ncl.edu.tw/handle/19107014089607787594
Description
Summary:碩士 === 國立交通大學 === 電信工程系所 === 93 === This thesis contents a sigma-delta fractional-N synthesizer mainly. Besides, it contents two integer-N synthesizers and two voltage-controlled oscillators. These circuits are implemented for WLAN and Bluetooth applications. First, we describe the sigma-delta fractional-N frequency synthesizer, using 0.18µm CMOS technology. Design consideriation contants low power consumption and the low phase noise. The measurement results are listed as following: the oscillation frequency is tunable between 2381 ~ 2606-MHz (as frequency bank is 10), phase noise is -118.4dBc/Hz @1-MHz offset, the power consumption is 22.9mW, locking time is approximately 30µs, and spurious tone is -56.5dBc. Then we describe two integer-N frequency synthesizers, using 0.18µm CMOS technology. One is wide tuning range frequency synthesizer. The measurement results are listed as following: the oscillation frequency is tunable between 2178 ~ 2629-MHz (as frequency bank is 011), phase noise is -108.8dBc/Hz @1-MHz offset, the power consumption is 38.4mW, locking time is approximately 40µs, and spurious tone is -26.15dBc. Another is low power, low phase noise range frequency synthesizer. The measurement results are listed as following: the oscillation frequency is tunable between 2399 ~ 2633-MHz (as frequency bank is 10), phase noise is -114.0dBc/Hz @1-MHz offset, the power consumption is 28.3mW, locking time is approximately 90µs, and spurious tone is -41.50dBc. Finally we describe a wide tuning range, low power VCO, using 0.35µm SiGe BiCMOS technology. The measurement results are listed as following: the oscillation frequency is tunable between 4310 ~ 5430-MHz, phase noise is -114.1dBc/Hz @1-MHz offset, and the power consumption is 16.7mW. Besides we also describe a low power, low phase back-gate quadrature VCO, using 0.18µm CMOS technology. The measurement results are listed as following: the oscillation frequency is tunable between 2093 ~ 2206-MHz (as frequency bank is 100), phase noise is -124.3dBc/Hz @1-MHz offset, and the power consumption is 19.8mW.