Performance Driven I/O Buffer Block Planning with Core Placement in Flip-Chip Design
碩士 === 國立交通大學 === 電子工程系所 === 93 ===
| Main Authors: | , |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | en_US |
| Published: |
2005
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/76u23u |