Improved Clustered Voltage Scaling for Low Power Cell-Based Design
碩士 === 國立交通大學 === 電子工程系所 === 93 === As the semiconductor technologies make progress by scaling-down the feature size,integrated circuits can operate at higher frequencies and achieve higher performance. However, increasing operating frequencies means deteriorating power dissipation problems; moreove...
Main Authors: | Shwang-Yi Tan, 譚雙議 |
---|---|
Other Authors: | Hung-Ming Chen |
Format: | Others |
Language: | en_US |
Published: |
2005
|
Online Access: | http://ndltd.ncl.edu.tw/handle/81648341779259645339 |
Similar Items
-
Ultra-Low Power Sub/Near-threshold SRAM Design for Dynamic Voltage Scaling FIFO Memory
by: Chiu, Yi-Te, et al.
Published: (2010) -
A Path-Oriented Clustered Voltage Scaling Technique for Low Power
by: Chou, Dar-Shii, et al.
Published: (1996) -
Low-Power CMOS Circuits Design Using the Clustered Voltage Scaling Scheme and the Adaptive Supply Voltage and Body Bias
by: Yan Chao Huang, et al.
Published: (2003) -
Low Power 4T SRAM with Heap Pump BoostedCell Supply Voltage and Negative Word Line
by: Chung-Ping Tan, et al.
Published: (2008) -
Voltage Scaling and Voltage Island Construction at Floorplan Stage for Low Power IC Design
by: Sung-Han Tsai, et al.
Published: (2006)