Advanced Deep Sub-Micron MOSFETs with Ultra-Thin High-k Gate Dielectrics and Strained SiGe Channel
博士 === 國立交通大學 === 電子工程系所 === 93 === We have investigared the device characteristics and the reliability of the MOSFETs fabricated by advanced deep sub-micron technologies. To reduce the intolerable leakage current of the ultra-thin gate oxide, the nitrided oxides and high-k gate dielectrics are intr...
Main Authors: | Ching-Wei Chen, 陳經緯 |
---|---|
Other Authors: | Chun-Yen Chang |
Format: | Others |
Language: | en_US |
Published: |
2005
|
Online Access: | http://ndltd.ncl.edu.tw/handle/21328555070730689088 |
Similar Items
-
Gate dielectrics on strained SiGe
by: Ngai, Tat
Published: (2011) -
Process Study of High-k Gate Dielectric and Interface Engineering for MOSFETs with SiGe/ Ge Channel
by: Li, Chen Chien, et al.
Published: (2016) -
Study on deep sub-micron mosfets with ultra thin silicon nitride gate dielectric
by: Yu Chun Tang, et al.
Published: (2003) -
Optimal Design of Trench-Gate Power MOSFET,s with SiGe Channel
by: Wei-Chen Chueh, et al.
Published: (2003) -
MOSFET channel engineering using strained Si and strained Ge grown on SiGe virtual substrates
by: Lee, Minjoo Lawrence, 1976-
Published: (2005)