A multi-bit operation SAR ADC
碩士 === 國立暨南國際大學 === 電機工程學系 === 93 === A successive approximation analog-to-digital converter based on new multi-bit operation architecture is presented. Multi-bit operation successive approximation architecture is proposed to implement the medium-resolution and high speed ADC. Based on the new archi...
Main Authors: | , |
---|---|
Other Authors: | |
Format: | Others |
Language: | zh-TW |
Published: |
2005
|
Online Access: | http://ndltd.ncl.edu.tw/handle/04258609207369226153 |
id |
ndltd-TW-093NCNU0442090 |
---|---|
record_format |
oai_dc |
spelling |
ndltd-TW-093NCNU04420902015-12-25T04:10:29Z http://ndltd.ncl.edu.tw/handle/04258609207369226153 A multi-bit operation SAR ADC 多位元操作之連續漸進式類比數位轉換器 chun-shen Lin 林忠賢 碩士 國立暨南國際大學 電機工程學系 93 A successive approximation analog-to-digital converter based on new multi-bit operation architecture is presented. Multi-bit operation successive approximation architecture is proposed to implement the medium-resolution and high speed ADC. Based on the new architecture, a 3.3V - 8 bit ADC is realized. The converter is implemented by the TSMC 2P4M 0.35μm CMOS process, the power consumption is only 6.5mW, and the input voltage range is from 0V to 2V. 盧志文 2005 學位論文 ; thesis 44 zh-TW |
collection |
NDLTD |
language |
zh-TW |
format |
Others
|
sources |
NDLTD |
description |
碩士 === 國立暨南國際大學 === 電機工程學系 === 93 === A successive approximation analog-to-digital converter based on new multi-bit operation architecture is presented. Multi-bit operation successive approximation architecture is proposed to implement the medium-resolution and high speed ADC. Based on the new architecture, a 3.3V - 8 bit ADC is realized. The converter is implemented by the TSMC 2P4M 0.35μm CMOS process, the power consumption is only 6.5mW, and the input voltage range is from 0V to 2V.
|
author2 |
盧志文 |
author_facet |
盧志文 chun-shen Lin 林忠賢 |
author |
chun-shen Lin 林忠賢 |
spellingShingle |
chun-shen Lin 林忠賢 A multi-bit operation SAR ADC |
author_sort |
chun-shen Lin |
title |
A multi-bit operation SAR ADC |
title_short |
A multi-bit operation SAR ADC |
title_full |
A multi-bit operation SAR ADC |
title_fullStr |
A multi-bit operation SAR ADC |
title_full_unstemmed |
A multi-bit operation SAR ADC |
title_sort |
multi-bit operation sar adc |
publishDate |
2005 |
url |
http://ndltd.ncl.edu.tw/handle/04258609207369226153 |
work_keys_str_mv |
AT chunshenlin amultibitoperationsaradc AT línzhōngxián amultibitoperationsaradc AT chunshenlin duōwèiyuáncāozuòzhīliánxùjiànjìnshìlèibǐshùwèizhuǎnhuànqì AT línzhōngxián duōwèiyuáncāozuòzhīliánxùjiànjìnshìlèibǐshùwèizhuǎnhuànqì AT chunshenlin multibitoperationsaradc AT línzhōngxián multibitoperationsaradc |
_version_ |
1718157357440040960 |